swaitsandClaude Opus 4.6
3102fc747a
Implement full SSD1306 OLED display support: - Splash screen on boot (1.5s) with project name, version, board - Dashboard showing radio state, config, counters, RSSI/SNR - RSSI history sparkline (64-sample ring buffer, 2px-wide bars) - DisplayOn/DisplayOff host commands routed via dedicated channel - Pure render functions against generic DrawTarget (no hardware coupling) - Display on/off control bypasses radio task entirely Co-Authored-By: Claude Opus 4.6 (1M context) <noreply@anthropic.com>
73 lines
3.2 KiB
Rust
73 lines
3.2 KiB
Rust
#[doc = r"Register block"]
|
|
#[repr(C)]
|
|
pub struct RegisterBlock {
|
|
_reserved0: [u8; 0x04],
|
|
#[doc = "0x04 - Write GPIO port"]
|
|
pub out: OUT,
|
|
#[doc = "0x08 - Set individual bits in GPIO port"]
|
|
pub outset: OUTSET,
|
|
#[doc = "0x0c - Clear individual bits in GPIO port"]
|
|
pub outclr: OUTCLR,
|
|
#[doc = "0x10 - Read GPIO port"]
|
|
pub in_: IN,
|
|
#[doc = "0x14 - Direction of GPIO pins"]
|
|
pub dir: DIR,
|
|
#[doc = "0x18 - DIR set register"]
|
|
pub dirset: DIRSET,
|
|
#[doc = "0x1c - DIR clear register"]
|
|
pub dirclr: DIRCLR,
|
|
#[doc = "0x20 - Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF\\[n\\].SENSE registers"]
|
|
pub latch: LATCH,
|
|
#[doc = "0x24 - Select between default DETECT signal behavior and LDETECT mode (For non-secure pin only)"]
|
|
pub detectmode: DETECTMODE,
|
|
#[doc = "0x28 - Select between default DETECT signal behavior and LDETECT mode (For secure pin only)"]
|
|
pub detectmode_sec: DETECTMODE_SEC,
|
|
_reserved10: [u8; 0x01d4],
|
|
#[doc = "0x200..0x280 - Description collection: Configuration of GPIO pins"]
|
|
pub pin_cnf: [PIN_CNF; 32],
|
|
}
|
|
#[doc = "OUT (rw) register accessor: an alias for `Reg<OUT_SPEC>`"]
|
|
pub type OUT = crate::Reg<out::OUT_SPEC>;
|
|
#[doc = "Write GPIO port"]
|
|
pub mod out;
|
|
#[doc = "OUTSET (rw) register accessor: an alias for `Reg<OUTSET_SPEC>`"]
|
|
pub type OUTSET = crate::Reg<outset::OUTSET_SPEC>;
|
|
#[doc = "Set individual bits in GPIO port"]
|
|
pub mod outset;
|
|
#[doc = "OUTCLR (rw) register accessor: an alias for `Reg<OUTCLR_SPEC>`"]
|
|
pub type OUTCLR = crate::Reg<outclr::OUTCLR_SPEC>;
|
|
#[doc = "Clear individual bits in GPIO port"]
|
|
pub mod outclr;
|
|
#[doc = "IN (r) register accessor: an alias for `Reg<IN_SPEC>`"]
|
|
pub type IN = crate::Reg<in_::IN_SPEC>;
|
|
#[doc = "Read GPIO port"]
|
|
pub mod in_;
|
|
#[doc = "DIR (rw) register accessor: an alias for `Reg<DIR_SPEC>`"]
|
|
pub type DIR = crate::Reg<dir::DIR_SPEC>;
|
|
#[doc = "Direction of GPIO pins"]
|
|
pub mod dir;
|
|
#[doc = "DIRSET (rw) register accessor: an alias for `Reg<DIRSET_SPEC>`"]
|
|
pub type DIRSET = crate::Reg<dirset::DIRSET_SPEC>;
|
|
#[doc = "DIR set register"]
|
|
pub mod dirset;
|
|
#[doc = "DIRCLR (rw) register accessor: an alias for `Reg<DIRCLR_SPEC>`"]
|
|
pub type DIRCLR = crate::Reg<dirclr::DIRCLR_SPEC>;
|
|
#[doc = "DIR clear register"]
|
|
pub mod dirclr;
|
|
#[doc = "LATCH (rw) register accessor: an alias for `Reg<LATCH_SPEC>`"]
|
|
pub type LATCH = crate::Reg<latch::LATCH_SPEC>;
|
|
#[doc = "Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF\\[n\\].SENSE registers"]
|
|
pub mod latch;
|
|
#[doc = "DETECTMODE (rw) register accessor: an alias for `Reg<DETECTMODE_SPEC>`"]
|
|
pub type DETECTMODE = crate::Reg<detectmode::DETECTMODE_SPEC>;
|
|
#[doc = "Select between default DETECT signal behavior and LDETECT mode (For non-secure pin only)"]
|
|
pub mod detectmode;
|
|
#[doc = "DETECTMODE_SEC (rw) register accessor: an alias for `Reg<DETECTMODE_SEC_SPEC>`"]
|
|
pub type DETECTMODE_SEC = crate::Reg<detectmode_sec::DETECTMODE_SEC_SPEC>;
|
|
#[doc = "Select between default DETECT signal behavior and LDETECT mode (For secure pin only)"]
|
|
pub mod detectmode_sec;
|
|
#[doc = "PIN_CNF (rw) register accessor: an alias for `Reg<PIN_CNF_SPEC>`"]
|
|
pub type PIN_CNF = crate::Reg<pin_cnf::PIN_CNF_SPEC>;
|
|
#[doc = "Description collection: Configuration of GPIO pins"]
|
|
pub mod pin_cnf;
|