Implement full SSD1306 OLED display support: - Splash screen on boot (1.5s) with project name, version, board - Dashboard showing radio state, config, counters, RSSI/SNR - RSSI history sparkline (64-sample ring buffer, 2px-wide bars) - DisplayOn/DisplayOff host commands routed via dedicated channel - Pure render functions against generic DrawTarget (no hardware coupling) - Display on/off control bypasses radio task entirely Co-Authored-By: Claude Opus 4.6 (1M context) <noreply@anthropic.com>
255 lines
7.8 KiB
Rust
255 lines
7.8 KiB
Rust
#[doc = "Register `CTIINTACK` writer"]
|
|
pub struct W(crate::W<CTIINTACK_SPEC>);
|
|
impl core::ops::Deref for W {
|
|
type Target = crate::W<CTIINTACK_SPEC>;
|
|
#[inline(always)]
|
|
fn deref(&self) -> &Self::Target {
|
|
&self.0
|
|
}
|
|
}
|
|
impl core::ops::DerefMut for W {
|
|
#[inline(always)]
|
|
fn deref_mut(&mut self) -> &mut Self::Target {
|
|
&mut self.0
|
|
}
|
|
}
|
|
impl From<crate::W<CTIINTACK_SPEC>> for W {
|
|
#[inline(always)]
|
|
fn from(writer: crate::W<CTIINTACK_SPEC>) -> Self {
|
|
W(writer)
|
|
}
|
|
}
|
|
#[doc = "Processor debug request\n\nValue on reset: 0"]
|
|
#[derive(Clone, Copy, Debug, PartialEq)]
|
|
pub enum DEBUGREQ_AW {
|
|
#[doc = "1: Clears the ctitrigout."]
|
|
ACKNOWLEDGE = 1,
|
|
}
|
|
impl From<DEBUGREQ_AW> for bool {
|
|
#[inline(always)]
|
|
fn from(variant: DEBUGREQ_AW) -> Self {
|
|
variant as u8 != 0
|
|
}
|
|
}
|
|
#[doc = "Field `DEBUGREQ` writer - Processor debug request"]
|
|
pub type DEBUGREQ_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTIINTACK_SPEC, DEBUGREQ_AW, O>;
|
|
impl<'a, const O: u8> DEBUGREQ_W<'a, O> {
|
|
#[doc = "Clears the ctitrigout."]
|
|
#[inline(always)]
|
|
pub fn acknowledge(self) -> &'a mut W {
|
|
self.variant(DEBUGREQ_AW::ACKNOWLEDGE)
|
|
}
|
|
}
|
|
#[doc = "Processor Restart\n\nValue on reset: 0"]
|
|
#[derive(Clone, Copy, Debug, PartialEq)]
|
|
pub enum CPURESTART_AW {
|
|
#[doc = "1: Clears the ctitrigout."]
|
|
ACKNOWLEDGE = 1,
|
|
}
|
|
impl From<CPURESTART_AW> for bool {
|
|
#[inline(always)]
|
|
fn from(variant: CPURESTART_AW) -> Self {
|
|
variant as u8 != 0
|
|
}
|
|
}
|
|
#[doc = "Field `CPURESTART` writer - Processor Restart"]
|
|
pub type CPURESTART_W<'a, const O: u8> =
|
|
crate::BitWriter<'a, u32, CTIINTACK_SPEC, CPURESTART_AW, O>;
|
|
impl<'a, const O: u8> CPURESTART_W<'a, O> {
|
|
#[doc = "Clears the ctitrigout."]
|
|
#[inline(always)]
|
|
pub fn acknowledge(self) -> &'a mut W {
|
|
self.variant(CPURESTART_AW::ACKNOWLEDGE)
|
|
}
|
|
}
|
|
#[doc = "N/A\n\nValue on reset: 0"]
|
|
#[derive(Clone, Copy, Debug, PartialEq)]
|
|
pub enum UNUSED0_AW {
|
|
#[doc = "1: Clears the ctitrigout."]
|
|
ACKNOWLEDGE = 1,
|
|
}
|
|
impl From<UNUSED0_AW> for bool {
|
|
#[inline(always)]
|
|
fn from(variant: UNUSED0_AW) -> Self {
|
|
variant as u8 != 0
|
|
}
|
|
}
|
|
#[doc = "Field `UNUSED0` writer - N/A"]
|
|
pub type UNUSED0_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTIINTACK_SPEC, UNUSED0_AW, O>;
|
|
impl<'a, const O: u8> UNUSED0_W<'a, O> {
|
|
#[doc = "Clears the ctitrigout."]
|
|
#[inline(always)]
|
|
pub fn acknowledge(self) -> &'a mut W {
|
|
self.variant(UNUSED0_AW::ACKNOWLEDGE)
|
|
}
|
|
}
|
|
#[doc = "N/A\n\nValue on reset: 0"]
|
|
#[derive(Clone, Copy, Debug, PartialEq)]
|
|
pub enum UNUSED1_AW {
|
|
#[doc = "1: Clears the ctitrigout."]
|
|
ACKNOWLEDGE = 1,
|
|
}
|
|
impl From<UNUSED1_AW> for bool {
|
|
#[inline(always)]
|
|
fn from(variant: UNUSED1_AW) -> Self {
|
|
variant as u8 != 0
|
|
}
|
|
}
|
|
#[doc = "Field `UNUSED1` writer - N/A"]
|
|
pub type UNUSED1_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTIINTACK_SPEC, UNUSED1_AW, O>;
|
|
impl<'a, const O: u8> UNUSED1_W<'a, O> {
|
|
#[doc = "Clears the ctitrigout."]
|
|
#[inline(always)]
|
|
pub fn acknowledge(self) -> &'a mut W {
|
|
self.variant(UNUSED1_AW::ACKNOWLEDGE)
|
|
}
|
|
}
|
|
#[doc = "ETM Event Input 0\n\nValue on reset: 0"]
|
|
#[derive(Clone, Copy, Debug, PartialEq)]
|
|
pub enum ETMEVTIN0_AW {
|
|
#[doc = "1: Clears the ctitrigout."]
|
|
ACKNOWLEDGE = 1,
|
|
}
|
|
impl From<ETMEVTIN0_AW> for bool {
|
|
#[inline(always)]
|
|
fn from(variant: ETMEVTIN0_AW) -> Self {
|
|
variant as u8 != 0
|
|
}
|
|
}
|
|
#[doc = "Field `ETMEVTIN0` writer - ETM Event Input 0"]
|
|
pub type ETMEVTIN0_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTIINTACK_SPEC, ETMEVTIN0_AW, O>;
|
|
impl<'a, const O: u8> ETMEVTIN0_W<'a, O> {
|
|
#[doc = "Clears the ctitrigout."]
|
|
#[inline(always)]
|
|
pub fn acknowledge(self) -> &'a mut W {
|
|
self.variant(ETMEVTIN0_AW::ACKNOWLEDGE)
|
|
}
|
|
}
|
|
#[doc = "ETM Event Input 1\n\nValue on reset: 0"]
|
|
#[derive(Clone, Copy, Debug, PartialEq)]
|
|
pub enum ETMEVTIN1_AW {
|
|
#[doc = "1: Clears the ctitrigout."]
|
|
ACKNOWLEDGE = 1,
|
|
}
|
|
impl From<ETMEVTIN1_AW> for bool {
|
|
#[inline(always)]
|
|
fn from(variant: ETMEVTIN1_AW) -> Self {
|
|
variant as u8 != 0
|
|
}
|
|
}
|
|
#[doc = "Field `ETMEVTIN1` writer - ETM Event Input 1"]
|
|
pub type ETMEVTIN1_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTIINTACK_SPEC, ETMEVTIN1_AW, O>;
|
|
impl<'a, const O: u8> ETMEVTIN1_W<'a, O> {
|
|
#[doc = "Clears the ctitrigout."]
|
|
#[inline(always)]
|
|
pub fn acknowledge(self) -> &'a mut W {
|
|
self.variant(ETMEVTIN1_AW::ACKNOWLEDGE)
|
|
}
|
|
}
|
|
#[doc = "ETM Event Input 2\n\nValue on reset: 0"]
|
|
#[derive(Clone, Copy, Debug, PartialEq)]
|
|
pub enum ETMEVTIN2_AW {
|
|
#[doc = "1: Clears the ctitrigout."]
|
|
ACKNOWLEDGE = 1,
|
|
}
|
|
impl From<ETMEVTIN2_AW> for bool {
|
|
#[inline(always)]
|
|
fn from(variant: ETMEVTIN2_AW) -> Self {
|
|
variant as u8 != 0
|
|
}
|
|
}
|
|
#[doc = "Field `ETMEVTIN2` writer - ETM Event Input 2"]
|
|
pub type ETMEVTIN2_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTIINTACK_SPEC, ETMEVTIN2_AW, O>;
|
|
impl<'a, const O: u8> ETMEVTIN2_W<'a, O> {
|
|
#[doc = "Clears the ctitrigout."]
|
|
#[inline(always)]
|
|
pub fn acknowledge(self) -> &'a mut W {
|
|
self.variant(ETMEVTIN2_AW::ACKNOWLEDGE)
|
|
}
|
|
}
|
|
#[doc = "ETM Event Input 3\n\nValue on reset: 0"]
|
|
#[derive(Clone, Copy, Debug, PartialEq)]
|
|
pub enum ETMEVTIN3_AW {
|
|
#[doc = "1: Clears the ctitrigout."]
|
|
ACKNOWLEDGE = 1,
|
|
}
|
|
impl From<ETMEVTIN3_AW> for bool {
|
|
#[inline(always)]
|
|
fn from(variant: ETMEVTIN3_AW) -> Self {
|
|
variant as u8 != 0
|
|
}
|
|
}
|
|
#[doc = "Field `ETMEVTIN3` writer - ETM Event Input 3"]
|
|
pub type ETMEVTIN3_W<'a, const O: u8> = crate::BitWriter<'a, u32, CTIINTACK_SPEC, ETMEVTIN3_AW, O>;
|
|
impl<'a, const O: u8> ETMEVTIN3_W<'a, O> {
|
|
#[doc = "Clears the ctitrigout."]
|
|
#[inline(always)]
|
|
pub fn acknowledge(self) -> &'a mut W {
|
|
self.variant(ETMEVTIN3_AW::ACKNOWLEDGE)
|
|
}
|
|
}
|
|
impl W {
|
|
#[doc = "Bit 0 - Processor debug request"]
|
|
#[inline(always)]
|
|
pub fn debugreq(&mut self) -> DEBUGREQ_W<0> {
|
|
DEBUGREQ_W::new(self)
|
|
}
|
|
#[doc = "Bit 1 - Processor Restart"]
|
|
#[inline(always)]
|
|
pub fn cpurestart(&mut self) -> CPURESTART_W<1> {
|
|
CPURESTART_W::new(self)
|
|
}
|
|
#[doc = "Bit 2 - N/A"]
|
|
#[inline(always)]
|
|
pub fn unused0(&mut self) -> UNUSED0_W<2> {
|
|
UNUSED0_W::new(self)
|
|
}
|
|
#[doc = "Bit 3 - N/A"]
|
|
#[inline(always)]
|
|
pub fn unused1(&mut self) -> UNUSED1_W<3> {
|
|
UNUSED1_W::new(self)
|
|
}
|
|
#[doc = "Bit 4 - ETM Event Input 0"]
|
|
#[inline(always)]
|
|
pub fn etmevtin0(&mut self) -> ETMEVTIN0_W<4> {
|
|
ETMEVTIN0_W::new(self)
|
|
}
|
|
#[doc = "Bit 5 - ETM Event Input 1"]
|
|
#[inline(always)]
|
|
pub fn etmevtin1(&mut self) -> ETMEVTIN1_W<5> {
|
|
ETMEVTIN1_W::new(self)
|
|
}
|
|
#[doc = "Bit 6 - ETM Event Input 2"]
|
|
#[inline(always)]
|
|
pub fn etmevtin2(&mut self) -> ETMEVTIN2_W<6> {
|
|
ETMEVTIN2_W::new(self)
|
|
}
|
|
#[doc = "Bit 7 - ETM Event Input 3"]
|
|
#[inline(always)]
|
|
pub fn etmevtin3(&mut self) -> ETMEVTIN3_W<7> {
|
|
ETMEVTIN3_W::new(self)
|
|
}
|
|
#[doc = "Writes raw bits to the register."]
|
|
#[inline(always)]
|
|
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
|
|
self.0.bits(bits);
|
|
self
|
|
}
|
|
}
|
|
#[doc = "CTI Interrupt Acknowledge register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ctiintack](index.html) module"]
|
|
pub struct CTIINTACK_SPEC;
|
|
impl crate::RegisterSpec for CTIINTACK_SPEC {
|
|
type Ux = u32;
|
|
}
|
|
#[doc = "`write(|w| ..)` method takes [ctiintack::W](W) writer structure"]
|
|
impl crate::Writable for CTIINTACK_SPEC {
|
|
type Writer = W;
|
|
}
|
|
#[doc = "`reset()` method sets CTIINTACK to value 0"]
|
|
impl crate::Resettable for CTIINTACK_SPEC {
|
|
#[inline(always)]
|
|
fn reset_value() -> Self::Ux {
|
|
0
|
|
}
|
|
}
|